In this paper, we proposed triple-mode MAP/VA timing charts that can run two different algorithms at the same time by complementing each other. Then, we address the implementation of a reconfgurable architecture for unified convolutional/ turbo decoder design. According to the triple-mode MAPPA timing chart and by merging some similar modules in both the Viterbi decoder and the log-MAP turbo code decoder, we build one unified component decoder with both of these two functions. Besides, in order to conform to the advance communication standard, our decoder can also perform as a reconfigurable trellis decoder. That is, our design meets the requirement ofthe multi generator polynomial in the convolutional code specification.
INTRODUCTION
In the modem forward-error-control coding system, the convolutional decoder based on the Viterhi algorithm (VA) is a maximum-likelihood decoding method, which minimizes the probability of word errors [I] . In the recent years, a new class of convolutional codes called turbo codes was introduced by Berrou, Glavieux, and Thitimajashima [2] , and it is well known for its extremely superior decoding accuracy. The turbo decoder consists of two component soft-in-soft-output (SISO) decoders and operators by iteration-decoding property. The soft-output algorithm prescribed in the original turbo code paper [2] is usually known as the maximum a-posteriori probability (MAP) algorithm or Bahl-Cocke-Jelinek-Raviv (BCJR) algorithm [3] . There are also many new researches about component decoders, such as Soft-Output Viterbi-Algorithm (SOVA) [4] , Maxi"-Log-MAP or Log-MAP algorithm [ 5 ] . Additionally, the Log-MAP algorithm, which has better hit error rate (BER) performance than the SOVA and the Max-Log-MAP algorithm, is adopted to decode the data from the turbo encoder.
Generally speaking, the performance of turbo code is closer to the Shannon limit than any other convolutional code today. Due to the outstanding decoding ability, turbo coding gets rapid development within just a few years and become standardized. As a result, the 3G mobile wireless communication system standards, like WCDMA [6] in Tab. I, adopted turbo coding as one of the channel-coding scheme.
In current 3G standards, the voice and data streams in the transmitter use different types of FEC coding schemes, such as convolutional code and turbo code. And traditionally, the corresponding convolutional and turbo code decoders are built separately. To satisfy the advanced FEC standard, a prototype design of a triple-mode convolutionaUturho decoder is proposed in Fig. I ,which can save chip area and make the timing efficient.
The design issues are based on two targets, which are timing association and hardware association. We proposed a triple-mode timing chart that can nm Viterbi and MAP algorithms by complementing each other at the same time, or run separately to archive timing association. Moreover, a reconfigurahle architecture can make hardware association. Thus our design performs dual functions at the same time and the chip area is only a little larger than the original turbo decoder. Besides, early-termination employing cyclic redundancy check (CRC) aided design is adopted for power saving purpose 
(1)
Since the object of the decoder is to find the minimum likelihood sequence, we hope that the accumulated Euclidean distances of the last state path metric PM,_,( s) with the present branch metric Bhf, ( s, s) is to be the minimum. And we can find that eq. (2) is a forward recursive operation.
Moreover, the decoder must to store the decision bits d, that record which state of path metric is accumulated to next state.
d,(s)=argmin P M , _ , ( s ) + B M , ( s , s ) (3)
Finally, the decoder selects the minimum distance path and trace back to decode information bits according to decision bits.
Log MA algorithm
In 1974 Babl et al. [3] propose a new method to decode the convolutional code, named maximum a-posteriory probability (MAP), which minimizes the probability of symbol (or bit) error while the Viterbi algorithm minimizes the probability of word error. But the computing complexity of MAP is so high that the hardware is impossible to realize due to cost. Therefore, based on Max-Log-MAP algorithm, Log-MAP algorithm was proposed [SI that simplifies the MAP algorithm by transferring these equations into the log arithmetic domain and then using the approximation (6) and (7) are also called alpha, beta and gamma operations. Finally, we can write for the a-posteriori LLRs as
Because of the approximation we applied, the Max-Log-MAP algorithm is sub-optimal and the problem can be fixed by using the Jacobian logarithm [SI:
ln(e'l + ex* = max(x, + x2 + ln(l+ e+l-x21 )
=max(x, + x , ) + L T(lx, -x21)

(9)
where In(1 + is a correction function and can be realized by look-up-table (LUT). We apply this rule to the Log-MAP algorithm by compensating for one correction term.
TRI LE MODE MA VA TIMING ANALYSIS
We proposed the triple-mode MAPNA timing chart that include MAPNA mode, VA mode and MAP mode.
Besides, the MAPNA mode indicates that the MAP decoding and VA decoding are operating at the same time. It s special that the timing in the VA mode, is different with the VA part of MAPNA mode, and as well as the MAP mode.
MA VAmode
For MAPNA mode in Fig. 2 , Viterbi decoding and MAP decoding are running at the same time. In the timing chart, the horizontal axis means computing time, the vertical axis means decoding symbols and L means the sliding widow length that approximates five times constrain length K. The parameters Npm, Nf , Na and N mean the number of path-metric unit, trace-back unit, forward-recursive unit and backward-recursive unit. The parameters M and T mean the memory size and throughput (decoding output to overall running time ratio). We will describe VA and MAP part respectively.
In the VA part, the forward recursive unit (RUF) does path metrics (PM) operation in the area I and I1 from the head of the fust data block. In the MAP part, the slight gray area indicates buffers.
In area V and VI, the encoded symbols are serially inputted and stored in buffers. The backward recursive unit (RUB) does beta operation in area VI1 from the tail of the second data block. The dotted line means dummy beta operation until more than L, and thus the backward recursive probability B,(s) need not to be stored. At the same time, the RUF does alpha operation in area VllI and produce forward recursive probability A,(s) for being used. The gray triangular has the same meaning with VA part except the content that is forward recursive probability A, (s) . In area I , RUB does valid beta operation and produce backward recursive probability B, (s) and at the same time combines with the forward recursive probability A, (s) fetched form memory and transition probability R, ( s,s) to produce log-likelihood-ratio (LLR) L, (U, I ) .
In particular, in the timing chart, we can find that the RUF does PM operation in VA part (area I, 11 and ) and does alpha operation in MAP part (area VIII and I).
Therefore, the VA and MAP decoding can run at the same time successfully by sharing the RUF.
3.2.VA mode
For VA mode in Fig. 3 , we use the interleaving and pointer techniques to reduce memory. Specially, we try to reconfigure the RUB in MAP part into additional RUF by exchanging the input and output ports of trellis wires. Thus, the hardware of RUB in MAP part does not waste and improve the reducing of memory. In area I and 11, - the RUFO does PM operation and produces decision bits d , Instead of a big memory requirement (gray triangular) in Fig. 2 , it stores only one stage of forward recursive probability P h f , (s) in registers used to be the initial probability by RUFI, and the small gray triangular of decision bits d . Then, in block I11 and IV, except TB does trace-back operation, RUFl fetches the initial probability PM,(s) from registers and does PM operation that produces decision bits d at the same time. 
3.3.MA mode
For the MAP mode in Fig. 4 , we use the pointer technique in area IV by the original sharing part of RUF in MAPNA mode to reduce the memory. In the view of hardware, there is just TE3 in VA part idle, which has smaller area and less computing power. 
RO OSED ARCHITECTURE OF TRI LE MODE KERNEL
To satisfy advanced multi-spec communication system, a FEC engine, shown in Fig. I , is necessary that just change some control signal or memory bank for different system. Therefore, except our proposed triple-mode MAPNA timing chart, we proposed a MAPNA kemel, which can be reconfigured for different decoding method or different parameters
MA VA erne1
According to our proposed triple-mode MAPNA timing chart, one forward recursive unit (PMORUF), one backward recursive unit (PMlRUB) and one trace-back unit (TB) are needed. Moreover, the distance between the received bits and the symbol one each branch is computed immediately for recursive units, so the transition probability-computing units (BMO/GammaO and BMI/Ga"al) are built. Based on trellis decoding, the encoder-embedded-trellis-routers (EETRO and EETRI) can be reconfigured for different generation parameters and code rates. Fig. 5 shows the proposed block diagram of the MAPNA kernel, including computing blocks, wires and memory modules.
CONCLUSIONS
For the recently similar studies [9] [10], they only archive hardware association concept. But in this work, we arcbive the timing association and hardware association.
A practical design of a triple-mode convolutionall turbo code decoder is proposed. The methodologies we use here to combine the Viterbi decoder and the Log-MAP decoder are based on the triple-mode MAPNA timing chart and similarities of the innate characters between these two algorithms. Besides, the basic principle of triple-mode and multi specifications for channel-coding design can also be easily adopted to other advanced communication system standards such as CDMA2000 or WCDMA. 
